AC Bias-Temperature Stability of a-InGaZnO Thin-Film Transistors With Metal Source/Drain Recessed Electrodes

Eric Kai-Hsiang Yu, Student Member, IEEE, Katsumi Abe, Hideya Kumomi, and Jerzy Kanicki, Senior Member, IEEE

Abstract—In this paper, we fabricated metal source/drain recessed nearly self-aligned amorphous indium–gallium–zinc–oxide thin-film transistors (TFTs) that are highly stable under ac bias-temperature stress (BTS). For TFTs of the size $W/L = 60 \ \mu m/10 \ \mu m$, the stress-induced threshold voltage shifts are all within -0.35 V. A comprehensive investigation of ac BTS stress polarity, frame time, and duty cycle dependence is presented in the context of high-resolution high-refresh rate active-matrix flat-panel displays. We find that higher frequency bipolar ac pulses increase the device instability. The threshold voltage instability may be reduced significantly by decreasing the duty cycle of the stress waveform.

Index Terms—AC, active-matrix flat-panel display (AM-FPD), amorphous indium–gallium–zinc–oxide (a-IGZO), bias-temperature stress (BTS), electrical stability, self-aligned, thin-film transistor (TFT).

I. INTRODUCTION

THE amorphous indium–gallium–zinc–oxide (a-IGZO) thin-film transistor (TFT) is a promising candidate as the backplane technology for next-generation active matrix liquid crystal displays [1], active-matrix light-emitting diode (AM-OLED) [2], and low-power mobile displays [3]. Its notable advantages include: high field-effect mobility (μ_{FE}), low off-state leakage current (I_{OFF}), transparency in visible light spectrum, low-temperature deposition, and uniform amorphous deposition over a large substrate area [4]–[7].

The threshold voltage (V_{th}) stability of TFTs under currenttemperature stress (CTS) and bias-temperature stress (BTS) are critical factors for robust displays with long lifetime. Stable devices are desirable so as to avoid the complex pixel circuit designs that would be required to compensate for significant V_{th} degradation (ΔV_{th}) [8]. Under constant CTS conditions for which TFTs are subjected to in an AM-OLED display, a-IGZO TFTs are found to be much more reliable ($\Delta V_{\text{th}} = 0.2$ V) than a-Si:H TFTs ($\Delta V_{\text{th}} > 1.8$ V) [9]. Steady-state (dc) positive and negative BTS, both in the dark

Manuscript received October 3, 2013; revised December 23, 2013; accepted December 27, 2013. Date of publication February 6, 2014; date of current version February 20, 2014. This work was supported by Qualcomm Inc. The review of this paper was arranged by Editor B. Kaczer.

E. K. Yu and J. Kanicki are with Displays and Detectors Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109 USA (e-mail: ekyu@umich.edu; kanicki@eecs.umich.edu).

K. Abe and H. Kumomi are with Materials and Structures Laboratory, Tokyo Institute of Technology, Yokohama 226-8503, Japan (e-mail: k_abe@lucid.msl.titech.ac.jp; kumomi@lucid.msl.titech.ac.jp).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2014.2302411

and illuminated, have been the subject of much theoretical and experimental research effort and are well documented [10]–[13]. Our group previously reported that the dc BTSinduced ΔV_{th} instability of a-IGZO TFTs is significantly lower than that of a-Si:H TFTs [14], in agreement with the experimental data in the published literature.

Although there is substantial work on the dc BTS stability of a-IGZO TFTs, the steady-state condition is not an accurate representation of active-matrix flat panel display (AM-FPD) operation, which biases the transistors in positive and negative alternating (ac) pulses. A direct comparison of ac and dc BTS on a-Si:H TFTs shows that dc BTS reliability is a poor predictor of ac BTS ΔV_{th} [15]. Thus, there is strong motivation to study and verify ac BTS behavior such that the lifetime of a-IGZO TFT backplane technology may be properly evaluated.

For the ac BTS of a-IGZO TFTs, only a small number of studies have been published. Existing literatures are all limited in the scope of stress conditions and are often performed on devices with poor electrical properties and/or reliability. Fung et al. [16] investigated the pulsewidth (PW) dependence of ΔV_{th} in a-IGZO TFTs with an inverted-staggered bottomgate structure. They reported a strong PW dependence for positive unipolar ac BTS, with larger $\Delta V_{\rm th}$ for longer PWs up to 100 ms. Negative unipolar ac BTS exhibited very small $\Delta V_{\rm th}$ and no obvious trend regarding PW was observed. Ohta et al. [11] showed that after 100 h of stressing, ac BTS-induced ΔV_{th} for a-IGZO TFT is about half that of a-Si:H TFT. In terms of stress conditions, the effect of different duty cycles [17] and pulse rise times [18] have also been studied for different device structures. However, these devices showed $|\Delta V_{\rm th}| > 5$ V after less than 10^4 s of stressing, suggesting that the observed ΔV_{th} may be the result of other fabrication deficiencies and not truly characteristic of a-IGZO. A swing back of the ΔV_{th} toward its initial state (i.e., recovery) or the opposite polarity has been observed for both positive unipolar [19] and bipolar ac BTS [20], but not negative unipolar pulses. Furthermore, existing data on the PW dependence of the positive unipolar ac BTS are inconsistent for different structures/processes, where some showed increased instability for dc and longer PWs (more dc-like) [16], [19] while others are the opposite (greater ΔV_{th} for shorter PWs, positive steady state is the smallest) [18], [21].

Finally, ac BTS produces observable change in the TFT capacitance–voltage measurement after stressing [20], similar to dc BTS [10].

0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.



Fig. 1. (Top) cross-sectional and (lower left) top-view diagram of the a-IGZO TFT used throughout this paper. (Lower right) top-view micrograph of the fabricated device.

Our objective in this paper is to fabricate highly reliable bottom-gate a-IGZO TFTs with reduced gate to source/drain (S/D) capacitance (C_{GS}) and evaluate their electrical stability under ac BTS. We present a comprehensive set of data on ac electrical stability using a broad set of stress conditions: polarity, frame time (1/frequency), and duty cycle. Our devices are all very stable under ac BTS and the $|\Delta V_{th}|$ for all stress conditions are within 0.35 V or less after 10⁴ s of stressing at temperature of $T_{st} = 70$ °C in ambient air.

II. EXPERIMENT

The molybdenum gate electrode (100 nm) is first deposited on the glass substrate by sputtering, then patterned, and defined by dry etching using CF_4/O_2 plasma. The gate insulator is a layer of amorphous silicon oxide (a-SiO_x) (200 nm) deposited with plasma-enhanced chemical vapor deposition (PECVD) at 340 °C. The a-IGZO active layer (40 nm) is dc sputtered and defined (islands) using dilute hydrochloric acid. The a-SiO_x channel protection layer (CPL) (300 nm) is deposited by PECVD at 285 °C and dry etched to define device geometry. After CPL definition, the substrate is treated in a rapid thermal anneal oven at 290 °C for 1 h. The amorphous silicon oxynitride (a-SiON_x) passivation layer (300 nm) is then deposited by PECVD at 250 °C, during which the hydrogen in the PECVD process chamber and/or the hydrogen-rich a-SiON_x layer dopes the a-IGZO regions not covered by the CPL. This process greatly reduces the resistivity of a-IGZO [22], thus creating nearly self-aligned H-doped S/D contact regions. The a-IGZO area defined by the CPL width (W) and length (L)are considered the device dimensions, and in this paper, the TFTs studied have $W/L = 60 \ \mu m/10 \ \mu m$. The S/D contact via is opened in the passivation layer by dry etching. Molybdenum S/D electrodes (100 nm) are then sputtered and wet etched using a dilute phosphoric and nitric acid mixture. In this TFT configuration, the Mo S/D electrode edges are recessed with respect to the Mo gate electrode edges. There is a separation/underlap (UL) of about 20 μ m between the CPL and the S/D via. Such device structure is expected to produce significantly lower S/D-gate parasitic capacitance (C_{GS}) in comparison with other TFT structures described in the literature. After processing, the TFTs undergo one more anneal at 270 °C in ambient atmosphere for 1 h. The top-view diagram, cross-sectional diagram, and top-view micrograph of the complete device are shown in Fig. 1.

It should be indicated that if back exposure is used in combination with the gate electrode as mask, the top CPL can be fully self aligned to the gate dimensions. In addition, the CPL is used as mask for H-doping, hence creating the nearly self-aligned H-doped S/D regions. Such device structure is



Fig. 2. Diagram showing the experimental setup switching between stressing (switch positions 1, a) and characterization (switch positions 2, b) steps by the E5250A switching matrix.

expected to have a reduced overlap between the S/D regions and gate electrode; as shown in Fig. 1, the S/D metal electrodes do not overlap at all with the gate metal electrode (reversed TFT structure). In this TFT structure, we still maintain small overlap between H-doped a-IGZO regions and gate electrode. We expect that this overlap will not affect C_{GS} . Both these effects will be responsible for significant reduction of C_{GS} in comparison with other TFT structures used in previous BTS investigations. Therefore, this BTS study is novel and significant because it can be applied to future high-resolution flat panel displays.

Throughout this paper, device measurement and stressing are done at $T_{\rm st} = 70$ °C on a heated chuck in the dark; the illumination effect is not addressed in this paper. The a-IGZO TFT transfer characteristics ($I_D-V_{\rm GS}$) in the linear ($V_{\rm DS} = 0.1$ V) and saturation ($V_{\rm DS} = 15$ V) regions between $V_{\rm GS} = -10$ and 10 V are measured at 0.1 V steps using an Agilent B1500A semiconductor analyzer. The TFT source electrode is always grounded during device measurement.

The B1500A and a HP 8114A pulse generator are connected to an HP E5250A switching matrix. An Agilent EasyExpert software routine is responsible for switching the E5250A between the 8114A for ac stressing and the B1500A for device measurement and dc stressing, as shown in Fig. 2. During stressing, the source and drain electrodes are tied together and grounded ($V_{\text{DS}} = 0$ V) to ensure a uniform distribution of the electric field across the channel. The device stressing is interrupted at predetermined time intervals to measure the TFT transfer characteristics at $T_{\text{st}} = 70$ °C. This repeats until total accumulated stress time reaches 10^4 s. Total accumulated stress time is defined as the amount of time a nonzero gate bias (positive or negative) is applied to the gate. A different TFT on the same wafer is used for each stress condition.

For ac gate stress, the three types of waveforms used in this paper are shown in Fig. 3: positive unipolar ($V_{G-Stress} = 0$ to +20 V), negative unipolar (0 to -20 V), and bipolar (-20 to +20 V). The duty cycle of a stress waveform is defined as the ratio of positive PW to frame time (t_{HI}/t_{frame}), and frame time is the inverse of frequency. For unipolar ac waveforms, the duty cycle is fixed at 50%, so t_{HI} is always one half the frame time. For bipolar ac waveforms, the duty



Fig. 3. Different gate bias stress waveforms used in this paper. (Left) Unipolar positive and negative pulses. (Right) Bipolar pulses of different duty cycles.

cycle is varied from 10% to 50%. In the case of unipolar ac stressing, because the gate bias is 0 V for half the frame time, the stress waveform needs to be applied for double the duration (i.e., 2×10^4 s) to achieve the same accumulated stress time (10⁴ s) as dc or bipolar ac stressing.

III. EXPERIMENTAL RESULTS AND DISCUSSION

The device transfer characteristics before stress are shown in Fig. 4(a). The TFT field-effect mobility in the linear region is extracted by fitting the linear region transfer curve in Fig. 4(a) [23]. The threshold voltage is extracted by extrapolating the x-intercept of the fit. The TFT used in this paper has the parameters $\mu_{\rm FE} = 10.9 \text{ cm}^2/\text{V}\cdot\text{s}$ and $V_{\rm th} = -1.03 \text{ V}$. We also extracted the subthreshold swing (SS) of the TFT, for which the $\partial \log I_D / \partial V_{GS}$ is taken as the average of three values nearest the maximum slope point in the subthreshold region of the transfer curve. The SS of TFT studied is calculated to be 220 mV/decade. From the device transfer characteristics, we observe that I_{OFF} is in the order of 10^{-14} A at room temperature (not shown). The drain current is independent of the gate and drain voltage in the off-region. The off-current actually increases to the order of 10^{-12} A when measured at 70 °C, and it should be noted that this is actually a result of increased thermal noise in the measurement setup at an elevated temperature. Table I summarizes the extracted device parameters of the a-IGZO TFT at 70 °C. An example of the TFT transfer characteristics after undergoing ac BTS is shown in Fig. 4(b) and appears almost identical to that of the unstressed device. In fact, all TFTs stressed show no visible changes in μ_{FE} , SS, and I_{OFF} under any of the ac BTS stress schemes applied throughout this paper, with the only noticeable degradation being ΔV_{th} .

For the a-Si:H TFT, it has been shown in a side-by-side comparison that a combination of positive and negative dc BTS cannot accurately predict ac BTS stability. In this paper, we apply a similar methodology [15] to the a-IGZO TFT. The threshold voltage instability ΔV_{th} for a particular stress time t_{st} is defined as $\Delta V_{\text{th}}(t = t_{\text{st}}) = V_{\text{th}}(t = t_{\text{st}})V_{\text{th}}(t = 0)$. In Fig. 5, ΔV_{th} over accumulated stress time for the positive and



Fig. 4. Transfer characteristics in the linear region ($V_{\text{DS}} = 0.1$ V) and saturation region ($V_{\text{DS}} = 15$ V) of (a) a-IGZO TFT used in this paper and (b) same TFT after receiving 10^4 s of ac BTS. (Red line) The linear fit of the device ID at the 20% and 80% points.

TABLE I EXTRACTED DEVICE PARAMETERS OF THE a-IGZO TFTS IN THE LINEAR REGION

$\mu_{\rm EF} [{\rm cm}^2/{\rm V}\cdot{\rm s}]$	$V_{ m th}$ [V]	SS [mV/dec]	I _{OFF} [A]
10.9	-1.03	220	<10 ⁻¹²

negative dc BTS, their sum, and bipolar ac BTS (PW = 10 ms) are shown superimposed in the same figure. It is clear that the sum of steady-state behavior significantly overestimates the ac BTS instability of a-IGZO TFTs. In Fig. 6, we compare the sum of positive and negative unipolar ac BTS with bipolar ac BTS of equal frame time and stress voltage magnitude. We consider the positive and negative unipolar ac waveforms as two halves from which the bipolar waveform can be constructed from. This relationship is described by $\Delta V_{\rm th}^{\pm} = \Delta V_{\rm th}^{+} + \Delta V_{\rm th}^{-}$. In this figure, we observe that the curve of the sum very closely follows that of the bipolar ac BTS instability. From this, we can conclude that to model or predict the lifetime of AM-FPD with a-IGZO TFT backplane technology, ac BTS evaluation is required.

In Fig. 7, we investigate the effect of frame time dependence for both (a) positive (+20 V) and (b) negative (-20 V)unipolar ac BTS instability as a function of accumulated stress



Fig. 5. Side-by-side comparison of bipolar ac BTS (open triangles) and the sum (crosshair marks) of positive (solid squares) and negative (solid circles) dc BTS. Stressing and measurements are done at $T_{st} = 70$ °C in ambient air in the dark.



Fig. 6. Side-by-side comparison of bipolar ac BTS (open triangles) and the sum (crosshair marks) of positive (solid squares) and negative (solid circles) unipolar ac BTS. Stressing and measurements are done at $T_{\rm st} = 70$ °C in ambient air in the dark.

time. For positive unipolar pulses, the ΔV_{th} of the devices are all negative and very insignificant (within -0.1 V), therefore no clear conclusion can be drawn regarding the frame time dependence for positive unipolar ac stressing. However, upon closer examination, we find that the ΔV_{th} values actually are positive within the first 1000 s of BTS, beyond which they trend negative until the end of the duration tested. For negative gate biases, the ΔV_{th} are all invariably negative and the magnitudes increase with accumulated stress time. In this case, the frame time dependence is much more obvious and larger t_{frame} cause greater ΔV_{th} instability. Regarding the strong dependence of negative unipolar ac BTS ΔV_{th} on frame time, we can consider the dc case to be the upper limit and calculate the $\Delta V_{\text{th}}^{\text{AC}} / \Delta V_{\text{th}}^{\text{DC}}$ as a function of frame time, which is shown in Fig. 8.

One notable advantage of the a-IGZO TFT is that its superior electron mobility compared with a-Si:H TFT will enable next-generation ultrahigh refresh rate displays (240–480 Hz) [24]. In Fig. 9, we evaluate the ac BTS stability of a-IGZO TFTs with bipolar waveforms mimicking AM-FPD



Fig. 7. Frame time dependence of the a-IGZO TFT threshold voltage instability under (a) positive unipolar ac BTS and (b) negative unipolar ac BTS. Stressing and measurements are done at $T_{\rm st} = 70$ °C in ambient air in the dark.

pixel addressing under higher frame rates. The duty cycles of the waveforms are fixed at 50%, which for bipolar pulses mean that higher frequency is equivalent to shorter frame time. From the figure, we observe that for $t_{st} = 1000$ s (solid triangle symbols), frequencies 360 Hz and below cause almost no ΔV_{th} while it becomes slightly more noticeable at 500 Hz. After $t_{st} = 10^4$ s, this effect is magnified such that the ΔV_{th} induced by the 500-Hz waveform is almost 150% that of the ΔV_{th} with higher operation frequency, up to -0.35 V for 500 Hz, and this should be taken into consideration when using a-IGZO TFTs for ultrahigh refresh rate AM-FPDs.

We then investigate for the bipolar ac BTS the effect of varying the duty cycle of the stress waveforms. Referring to Fig. 3, we fix the frame time t_{frame} at 20 ms (50 Hz), while applying gate stress pulses with duty cycle values of 10%, 20%, and 50%. These duty cycle values would represent positive gate bias of +20 V being applied for 2, 4, and 10 ms within each frame, respectively, while -20 V is applied for the rest of the frame. In Fig. 10, we observe that when compared with 50% duty cycle, ΔV_{th} trends smaller for lower duty cycle values. This is better shown in Fig. 11, where we plot ΔV_{th} with respect to duty cycle for three different t_{st} values. We that see for all t_{st} , the ΔV_{th} is always smaller for lower duty cycle,

Fig. 8. AC BTS-induced threshold voltage shift as a function of ac stress frame times, normalized to the (a) positive or (b) negative dc BTS shift. Stressing and measurements are done at $T_{\rm st} = 70$ °C in ambient air in the dark.

Fig. 9. AC BTS-induced threshold voltage shift as a function of applied bipolar stress frequency $(1/t_{\text{frame}})$. The duty cycle is kept at 50% for all frequencies. Stressing and measurements are done at $T_{\text{st}} = 70$ °C in ambient air in the dark.

and this effect is even more pronounced for longer t_{st} . Considering that higher frequency operation causes more instability in a-IGZO TFTs, adjusting the duty cycle and reducing the time portion of the positive bias segments (t_{HI}) may help reduce ΔV_{th} significantly. However, doing so may have an impact on the a-IGZO TFT pixel circuit design. In the dynamic response of an a-IGZO one-capacitor one-transistor test circuit, it is desirable to minimize the error voltage or the levelshift voltage (ΔV_P), which can be achieved by increasing the storage capacitance (C_{ST}) [25] or reducing C_{GS} value. It has been shown that larger C_{ST} also causes the charging time (t_{CH}) to increase, for which we are limited by the duty cycle and t_{HI} of the transistor driving waveform. This is expected to become an important factor to consider in the design of a-IGZO TFT pixel circuits for 8 K × 4 K and long lifetime AM-FPDs.

Fig. 10. AC BTS-induced threshold voltage shift as a function of accumulated stress time for different bipolar stress pulse duty cycles (10%, 20%, and 50%) at $t_{\text{frame}} = 20 \text{ ms}$ (50 Hz). The ΔV_{th} induced by ac stress with $t_{\text{frame}} = 2 \text{ ms}$ (500 Hz) is reproduced here for reference. Stressing and measurements are done at $T_{\text{st}} = 70$ °C in ambient air in the dark.

Fig. 11. AC BTS-induced threshold voltage shift as a function of duty cycle at $t_{\text{frame}} = 20 \text{ ms}$ (50 Hz) for different accumulated stress times. Stressing and measurements are done at $T_{\text{st}} = 70 \text{ °C}$ in ambient air in the dark.

In general, during our ac BTS, we observe ΔV_{th} shifting toward more negative values under both negative and positive BTS, i.e., $V_{\rm th}$ becomes more negative. What is the microscopic origin of such threshold voltage shift? This is a very important question thus far nobody was able to address or even speculate about. Most of the publications indicate that BTS produces some kind of defects within the bandgap without providing any discussion about their microscopic origin or energy location. We can only speculate that under PBTS and NBTS, there is formation of positively charged sites located near the gate insulator/a-IGZO interface, since we can only observe $V_{\rm th}$ shift without any change of SS or μ_{FE} during ac BTS; most likely, these sites are located within the gate oxide layer. Let us assume that PECVD silicon oxide gate insulator layer has a certain density of Si-based traps located at energy within the bandgap of a-IGZO that can emit electrons under certain bias conditions. Under PBTS, the electrons associated with such traps will be attracted toward the gate electrode, leaving positively charged sites (Si⁺) near the interface that can produce negative V_{th} as experimentally observed. Under NBTS, the electrons are attracted toward a-IGZO, leaving behind again positively charged (Si⁺) sites located near the gate oxide/a-IGZO interface. This will create negative ΔV_{th} as observed. More experiments will be needed to prove or disprove this suggestion.

IV. CONCLUSION

We have fabricated high-performance and highly stable bottom-gate S/D recessed nearly self-aligned a-IGZO TFTs that have a-SiON_x as passivation layer. A comprehensive ac BTS study is conducted on a-IGZO TFTs, and they have been demonstrated to be very reliable under a wide variety of stressing conditions at 70 °C. We find that for our TFTs, the bipolar ac BTS instability time evolution can be well described by a simple sum of the positive and negative unipolar ac BTS instability, but not the sum of the dc BTS instabilities. The ac frame time dependence of the threshold voltage shift is thoroughly investigated. We find that negative unipolar pulses exhibit larger (more negative) ΔV_{th} shift for longer frame times. For positive unipolar pulses, the ΔV_{th} are initially positive and eventually trend toward negative for all frame time.

For bipolar ac BTS, we find that instability also has a dependence on the operation frequency and that higher frequency causes more instability. This is an important issue that should be addressed for high-refresh rate flat-panel displays. Upon changing the duty cycle of bipolar pulses from 50% to 10%, we can suppress the ΔV_{th} for the same operation frequency. This shows that different pixel addressing schemes, in the form of duty cycle control, may be viable for improving device stability.

REFERENCES

- [1] N. Gong, C. Park, J. Lee, I. Jeong, H. Han, J. Hwang, et al., "Implementation of 240Hz 55-inch ultra definition LCD driven by a-IGZO semiconductor TFT with copper signal lines," in SID Symp. Dig. Tech. Papers, Boston, MA, USA, 2012, pp. 784–787.
- [2] W.-J. Nam, J.-S. Shim, H.-J. Shin, J.-M. Kim, W.-S. Ha, K.-H. Park, et al., "55-inch OLED TV using InGaZnO TFTs with WRGB pixel design," in *SID Symp. Dig. Tech. Papers*, Vancouver, BC, Canada, 2013, pp. 243–246.
- [3] Y. Kataoka, H. Imai, Y. Nakata, T. Daitoh, T. Matsuo, N. Kimura, et al., "Development of IGZO-TFT and creation of new devices using IGZO-TFT," in Proc. SID Symp. Dig. Tech. Papers, Vancouver, BC, Canada, 2013, pp. 771–774.
- [4] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, Nov. 2004.
- [5] T. Kamiya, K. Nomura, and H. Hosono, "Present status of amorphous In-Ga-Zn-O thin-film transistors," *Sci. Technol. Adv. Mater.*, vol. 11, no. 4, pp. 1–23, Sep. 2010.
- [6] T. Kamiya, K. Nomura, and H. Hosono, "Origins of high mobility and low operation voltage of amorphous oxide TFTs: Electronic structure, electron transport, defects and doping," *J. Display Technol.*, vol. 5, no. 12, pp. 468–483, Dec. 2009.
- [7] H. Kumomi, S. Yaginuma, H. Omura, A. Goyal, A. Sato, M. Watanabe, *et al.*, "Materials, devices, and circuits of transparent amorphous-oxide semiconductor," *J. Display Technol.*, vol. 5, no. 12, pp. 531–540, Dec. 2009.
- [8] J.-H. Lee, J.-H. Kim, and M.-K. Han, "A new a-Si:H TFT pixel circuit compensating the threshold voltage shift of a-Si:H TFT and OLED for active matrix OLED," *IEEE Electron Device Lett.*, vol. 26, no. 5, pp. 897–899, Dec. 2005.

- [9] C. Chen, K. Abe, H. Kumomi, and J. Kanicki, "Current temperature stress study of RF sputter a-InGaZnO TFTs," in *Proc. 28th Int. Display Res. Conf.*, 2008, pp. 104–107.
- [10] A. Suresh and J. F. Muth, "Bias stress stability of indium gallium zinc oxide channel based transparent thin film transistors," *Appl. Phys. Lett.*, vol. 92, no. 3, pp. 033502-1–033502-3, Jan. 2008.
- [11] Y. Ohta, Y. Chikama, T. Hara, Y. Mizuno, T. Aita, M. Takei, et al., "Amorphous In-Ga-Zn-O TFT-LCDs with high reliability," in Proc. Int. Display Workshop, Miyazaki, Japan, 2009, pp. 1685–1688.
- [12] K. Nomura, T. Kamiya, and H. Hosono, "Interface and bulk effects for bias-light-illumination instability in amorphous In-Ga-Zn-O thin-film transistors," J. Soc. Inf. Display, vol. 18, no. 10, pp. 789–795, Oct. 2010.
- [13] J. K. Jeong, H. W. Yang, J. H. Jeong, Y.-G. Mo, and H. D. Kim, "Origin of threshold voltage instability in indium-gallium-zinc oxide thin film transistors," *Appl. Phys. Lett.*, vol. 93, no. 12, pp. 123508-1–123508-3, Sep. 2008.
- [14] T.-C. Fung, K. Abe, H. Kumomi, and J. Kanicki, "Electrical instability of RF sputter amorphous In-Ga-Zn-O thin-film transistors," *J. Display Technol.*, vol. 5, no. 12, pp. 452–461, Dec. 2009.
- [15] C.-S. Chiang, J. Kanicki, and K. Takechi, "Electrical instability of hydrogenated amorphous silicon thin-film transistors for activematrix liquid-crystal displays," *Jpn. J. Appl. Phys.*, vol. 37, no. 9A, pp. 4704–4710, Sep. 1998.
- [16] T.-C. Fung, K. Abe, H. Kumomi, and J. Kanicki, "DC/AC electrical instability of R. F. Sputter amorphous In-Ga-Zn-O TFTs," in *SID Symp. Dig. Tech. Papers*, San Antonio, TX, USA, 2009, pp. 1117–1120.
- [17] S.-J. Kim, S.-Y. Lee, Y. W. Lee, S.-H. Kuk, J.-Y. Kwon, and M. K. Han, "Effect of Charge Trapping/Detrapping on Threshold Voltage Shift of IGZO TFTs under AC Bias Stress," *Electrochem. Solid-State Lett.*, vol. 15, no. 4, pp. H108–H110, 2012.
- [18] T.-Y. Hsieh, T.-C. Chang, T.-C. Chen, M.-Y. Tsai, and Y.-T. Chen, "Investigating degration behavior of InGaZnO thin-film transistors induced by charge-trapping effect under DC and AC gate bias stress," *Thin Solid Films*, vol. 45, no. 7, pp. 53–56, 2012.
- [19] S.-J. Kim, Y.-W. Lee, S.-Y. Lee, J.-S. Woo, J.-Y. Kwon, M.-K. Han, et al., "The effect of AC bias frequency on threshold voltage shift of the amorphous oxide TFTs," in *SID Symp. Tech. Papers*, Los Angeles, CA, USA, 2011, pp. 1195–1197.
- [20] S. Lee, K. Jeon, J.-H. Park, S. Kim, and D. Kong, "Electrical stressinduced instability of amorphous indium-gallium-zinc oxide thin-film transistors under bipolar AC stress," *Appl. Phys. Lett.*, vol. 95, no. 13, p. 132101, Sep. 2009.
- [21] T.-C. Chen, T.-C. Chang, T.-Y. Hsieh, W.-S. Lu, F.-Y. Jian, C. T. Tsai, et al., "Investigating the degradation behavior caused by charge trapping effect under DC and AC gate-bias stress for InGaZnO thin film transistor," *Appl. Phys. Lett.*, vol. 99, no. 2, pp. 022104-1–022104-3, Jul. 2011.
- [22] A. Sato, K. Abe, R. Hayashi, H. Kumomi, K. Nomura, T. Kamiya, et al., "Amorphous In-Ga-Zn-O coplanar homojunction thin-film transistor," *Appl. Phys. Lett.*, vol. 94, no. 13, p. 133502, Apr. 2009.
- [23] J. Kanicki and S. Martin, "Hydrogenated amorphous silicon thin-film transistors," in *Thin-Film Transistors*, C. Kagan and P. Andry, Eds. New York, NY, USA: Marcel Dekker, 2003, pp. 71–137.
- [24] T. Arai and T. Sasaoka, "Emergent oxide TFT technologies for nextgeneration AM-OLED displays," in *SID Symp. Dig. Tech. Papers*, Los Angeles, CA, USA, 2011, pp. 710–713.
- [25] R. Zhang, L. Bie, E. K. Yu, and J. Kanicki, "Dynamic response of amorphous In-Ga-Zn-O thin-film transistors for 8K×4K flat-panel display," in *Proc. 71st Device Res. Conf.*, Notre Dame, IN, Jun. 2013.

Eric Kai-Hsiang Yu (S'08) received the B.S. and M.Eng. degrees in electrical and computer engineering from Cornell University, Ithaca, NY, USA, in 2008 and 2009, respectively. He is currently pursuing the Ph.D. degree in electrical engineering with the University of Michigan, Ann Arbor, MI, USA.

He has been a member of the Department of Electrical Engineering and Computer Science, Displays and Detectors Laboratory, University of Michigan, since 2011.

Katsumi Abe received the M.S. degree in nuclear engineering from Kyoto University, Kyoto, Japan, in 1995. He is currently pursuing the Ph.D. degree with the Tokyo Institute of Technology, Tokyo, Japan.

Hideya Kumomi received the D.Sc. degree in physics from Waseda University, Tokyo, Japan. For over 20 years, he has been with Canon Inc., Tokyo, where he has been invoved in nonlinear phenomenon in phase transition and electron devices based on silicon and semiconductors.

Jerzy Kanicki (SM'00) received the Ph.D. degree in sciences from the Free University of Brussels, Brussels, Belgium, in 1982.

He joined the IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA, as a Research Staff Member, where he was involved in hydrogenated amorphous silicon devices for photovoltaic and flatpanel display applications. His current research interests include metal–oxide–semiconductor-based devices for displays and sensors.